Live listings

Jobs

Filters

Skills

verilog 2 systemverilog 2 scan compression 2 uvm 1 rdc 1 cdc 1 jtag 1 asst 1 mbist 1 ijtag 1+6 more

Seniority

mid 1 staff 1

Category

engineering 2

Modality

hybrid 2

Employment

full time 2

Countries

US 1 IN 1

Cities

Austin 1 Bengaluru 1 Santa Clara 1

Salary (USD/yr)

–

Amount in thousands. e.g. 120 = $120k

2 jobs · 0ms

Sort

Staff Design for Test STA Engineer
tenstorrent Dec 5, 2025
$100k – $500k
staff · hybrid · full time · Austin, Santa Clara
cadence tempus cdc ijtag memory bist rdc scan compression +4
Apply
Staff, Design for Test Engineer (DFT)
tenstorrent Dec 6, 2024
mid · hybrid · full time · Bengaluru
asst industry standard atpg jtag mbist scan compression synopsys vcs +3
Apply

Prev Page 1 Next

flint

flint