rtl

Recent positions

• ASIC Technical Program Manager

  etched · 24d ago

  $500 – $2k

  senior · on-site · full time · San Jose

  rtl dft asic eda dv
  Apply

• ASIC Physical Design Engineer

  janestreet · 25d ago

  $200k – $250k

  senior · on-site · full time · New York

  c++ python rtl ocaml hardcaml
  Apply

• Principal Engineer, CPU Architecture & Performance Research

  samsungsemiconductor · Apr 24, 2026

  $219k – $351k

  principal · on-site · full time · San Jose

  c++ python vector rtl arm x86 +14
  Apply

• Design Verification Engineer - SoC

  etched · Apr 16, 2026

  $150k – $275k

  mid · on-site · full time · Austin

  python automation rtl systemverilog modeling simulation +5
  Apply

• Power Performance Architect, Senior Staff - Accelerator Design

  d-Matrix · Apr 9, 2026

  $160k – $235k

  staff · hybrid · full time · Santa Clara

  python tcl dvfs rtl asic eda +7
  Apply

• Digital/Mixed Signal Design Electrical Engineer

  Lynk · Apr 9, 2026

  senior · on-site · full time · Chantilly

  ethernet fpga pcie rtl adc dac +3
  Apply

• Principal ASIC Design Verification Engineer (Starshield)

  spacex · Apr 7, 2026

  $210k – $295k

  principal · on-site · full time · Palo Alto

  python matlab rtl systemverilog uvm coverage
  Apply

• Sr. ASIC Design Verification Engineer (Starshield)

  spacex · Apr 3, 2026

  $160k – $225k

  senior · on-site · full time · Irvine

  python git automation matlab verilog rtl +7
  Apply

• Digital Design Engineer, Micro-Architect, Principal

  d-Matrix · Mar 3, 2026

  $180k – $300k

  principal · hybrid · full time · Santa Clara

  cad verilog rtl digital architecture design +12
  Apply

• Interconnect and Compute Architect

  tenstorrent · Feb 26, 2026

  $100k – $500k

  remote · full time · Santa Clara

  ethernet rdma rtl infiniband nvlink ualink +1
  Apply

• Staff Engineer, RTL Memory Centric Computing

  samsungsemiconductor · Jan 29, 2026

  $163k – $253k

  senior · on-site · full time · San Jose

  ml verilog rtl soc noc hls +1
  Apply

• Senior PLL Design Engineer

  ethernovia · Dec 31, 2025

  €5k – €7k

  senior · on-site · full time · Utrecht

  c++ python verilog rtl
  Apply

• Senior ADC Design Engineer

  ethernovia · Dec 31, 2025

  $120k – $140k

  senior · on-site · full time · Utrecht

  c++ python verilog rtl cmos
  Apply

• Principal Compute Architect

  foundation-robotics · Dec 2, 2025

  $180k – $300k

  principal · on-site · full time · San Francisco

  hardware security fpga embedded verilog rtl +14
  Apply

• High Speed Interface(IO) Design Engineer

  furiosa-ai · Oct 3, 2025

  senior · remote · full time · Seoul

  ethernet fpga rtl hbm lpddr verification +2
  Apply

• Reliability/DFX Engineer

  openai · Sep 17, 2025

  $225k – $445k

  senior · on-site · full time · San Francisco

  ml rtl dft empirical data analysis
  Apply

• Design Verification Engineer - SoC

  etched · Sep 11, 2025

  $150k – $275k

  mid · on-site · full time · San Jose

  python rtl systemverilog modeling simulation asic +3
  Apply

• Automotive Functional Safety Architect – SoC/AI Silicon

  Axelera · Sep 10, 2025

  €120k – €150k

  senior · hybrid · full time · Munich

  sotif ml ansys rtl soc npu +2
  Apply

• ASIC Timing Engineer

  etchedai · Oct 31, 2024

  $18k – $20k

  mid · on-site · full time · Cupertino

  ecos lint rdc fishtail rtl netlist +2
  Apply

• RTL Design Engineer

  etchedai · May 29, 2024

  $90 – $100

  senior · on-site · full time · Cupertino

  python ethernet pci rtl transformers hbm
  Apply