uvm

Recent positions

• Staff Engineer, ASIC Design Verification

  samsungsemiconductor · 6d ago

  $163k – $253k

  senior · on-site · full time · San Jose

  c++ systemverilog hbm dft uvm
  Apply

• Senior FPGA Verification Engineer

  andurilindustries · 9d ago

  $146k – $194k

  senior · on-site · full time · Costa Mesa

  linux python git do-254 tcl systemverilog +8
  Apply

• Director, Design Verification

  samsungsemiconductor · 11d ago

  $219k – $351k

  director · on-site · full time · San Jose

  c++ systemverilog uvm
  Apply

• Design Verification, Forward Deployed Engineering

  openai · 16d ago

  $162k – $302k

  senior · remote · full time · San Francisco

  python systemverilog verdi uvm vcs questa
  Apply

• Senior Physical Design Engineer

  espace · 18d ago

  $120k – $220k

  senior · on-site · full time · Saratoga

  python tcl verilog systemverilog upf uvm +6
  Apply

• Senior DV Engineer

  espace · 19d ago

  $120k – $220k

  senior · on-site · full time · Saratoga

  python bash perl verilog systemverilog uvm
  Apply

• Staff DV Engineer

  espace · 19d ago

  $120k – $220k

  staff · on-site · full time · Saratoga

  c++ python perl verilog systemverilog uvm
  Apply

• Principal DV Engineer

  espace · 19d ago

  $120k – $220k

  principal · on-site · full time · Saratoga

  c++ python bash perl verilog systemverilog +1
  Apply

• Digital Design Verification Engineer

  olix · 19d ago

  $170k – $285k

  senior · on-site · full time · Austin

  python matlab verilog systemverilog uvm cocotb +2
  Apply

• Lead ASIC Design Verification Engineer (Starshield Satellite Engineering)

  spacex · 23d ago

  $160k – $225k

  lead · on-site · full time · Hawthorne

  python git systemverilog uvm
  Apply

• SoC Platform Engineer

  espace · 23d ago

  $150k – $220k

  senior · on-site · full time · Saratoga

  python git bash make tcl systemverilog +14
  Apply

• Digital Verification Manager

  olix · 23d ago

  $388k

  senior · on-site · full time · Austin

  management fpga systemverilog cdc uvm simulation +8
  Apply

• Digital Verification Manager

  olix · 23d ago

  £220k

  senior · on-site · full time · Bristol

  fpga rdc systemverilog cdc uvm emulation
  Apply

• Hardware Engineer, Design Verification

  normalcomputing · 24d ago

  $140k – $180k

  senior · hybrid · full time · New York

  python perl systemverilog uvm jasper xcelium +1
  Apply

• FPGA Intern (Fall 2026)

  astranis · 25d ago

  $29

  intern · remote · internship

  tcl verilog systemverilog uvm adc dac +3
  Apply

• FPGA Associate (Fall 2026)

  astranis · 25d ago

  $1k

  intern · on-site · internship · San Francisco

  tcl verilog systemverilog uvm adc dac +4
  Apply

• ASIC Design Engineer, Senior

  positron · 27d ago

  $225k – $350k

  senior · remote · full time

  systemverilog hbm dft uvm cocotb risc-v +6
  Apply

• ASIC Design Verification Engineer

  positron · Apr 24, 2026

  $200k – $350k

  senior · remote · full time

  python perl tcl systemverilog uvm cadence +3
  Apply

• Staff Engineer, CPU Core Verification

  tenstorrent · Apr 21, 2026

  $100k – $500k

  senior · hybrid · full time · Austin, Santa Clara

  uvm risc-v
  Apply

• Staff Engineer, SoC RTL Engineer

  tenstorrent · Apr 21, 2026

  staff · hybrid · full time · Tokyo

  verilog uvm risc-v vhdl
  Apply